

Appl. No. 10/666,493

Reply to Final Office Action of February 1, 2006

AMENDMENTS TO THE CLAIMS

Claims 32-33, 35, 37-38 and 47-55 are pending in the present application. Claims 32, 33, 37, 49-53 and 55 have been amended as set forth below. This listing and version of the claims replace all prior listings and versions of the claims.

Listing of Claims:

1-31. (Canceled)

32. (Currently amended) An integrated vertical multiple npn transistor ESD protection structure on a semiconductor substrate, functionally connected between an integrated circuit input or output pin and ground for preventing electrostatic discharge damage to said integrated circuit comprising:

a first semiconductor layer having a first conductivity dopant type;

a second semiconductor layer overlying said first semiconductor layer, having a similar conductivity type as said first layer, but a different dopant concentration;

a third semiconductor layer having a second conductivity dopant type opposite that of said first semiconductor layer, disposed in overlying relation to said second semiconductor layer;

a plurality of first regions of said first conductivity type electrically connecting with said first semiconductor layer, having a top element making electrical contact to said first regions and said first semiconductor layer;

a plurality of second regions of said second conductivity dopant type laterally spaced from said first regions, being electrically connected to said third semiconductor layer having a top element making electrical contact to said second regions and said second semiconductor layer; and

a plurality of third regions of said first semiconductor layer conductivity dopant type laterally spaced and interposed between said second regions,

Appl. No. 10/666,493

Reply to Final Office Action of February 1, 2006

wherein said third regions are alternatingly arranged in an ~~alternating~~ array within said third semiconductor layer, with "N" number of said third regions, whereby "N" ~~corresponds to~~ is the number of multiple bipolar transistors in an electrically parallel transistor array that comprise said ESD protection structure, and

wherein one of said second regions of said second conductivity dopant type is disposed between said ~~alternating~~ array and a top one of said first regions and, and another of said second regions is disposed between said ~~alternating~~ array and a bottom one of said first regions.

33. (Currently amended) The ESD protection structure of claim 32 whereby the plurality of said first regions together with the associated connected first semiconductor layer are with n dopant and form multiple collector elements of a bipolar transistor in which the bases are formed by said third ~~conductivity~~semiconductor layer and associated with said plurality of said second regions of p dopant, and by which multiple emitter elements are formed by said plurality of third regions of n type dopant.

34. (Canceled)

35. (Previously presented) The ESD protection structure of claim 32 whereby said first regions have horizontal contact conductor stripes at the top and bottom of said transistor array which are ultimately connected together and to a first voltage source of said integrated circuit input/output pin.

36. (Canceled)

37. (Currently amended) The ESD protection structure of claim 32 whereby said third regions are electrically connected by a conductor element with N horizontal stripe conductor elements and connected in a contiguous box likeshaped manner by vertical contact conductor elements at both ends of said horizontal emitter conductor stripes.

Appl. No. 10/666,493

Reply to Final Office Action of February 1, 2006

38. (Previously presented) The ESD protection structure of claim 32 whereby said second regions and said third regions are ultimately connected together and to a second voltage source.

39-46. (Canceled)

47. (Previously presented) The ESD protection structure of claim 38, wherein the second voltage source is ground.

48. (Previously presented) The ESD protection structure of claim 32, wherein the third regions are electrically connected by a conductor element with N horizontal stripe conductor elements, and at least two of the horizontal stripe conductor elements are connected by at least one first vertical contact conductor element at one end of the horizontal stripe conductor elements, and at least two of the horizontal stripe conductor elements are connected by at least one second vertical contact conductor element at another end of the horizontal stripe conductor elements so that the horizontal stripe conductor elements are electrically connected to each other.

49. (Currently amended) An integrated vertical multiple npn transistor ESD protection structure on a semiconductor substrate, comprising:

~~an n⁺-type first semiconductor layer having a first conductivity dopant type;~~

~~an n-type second semiconductor layer overlying the n⁺-type first semiconductor layer, having a similar conductivity type as the first layer, but a different dopant concentration;~~

~~a p-type third semiconductor layer having a second conductivity dopant type opposite that of the first semiconductor layer, disposed in overlying relation to the n-type second semiconductor layer;~~

~~a plurality of first n⁺-type regions of the first conductivity type electrically connecting with the n⁺-type first semiconductor layer, having a top element making electrical contact to the first n⁺-type regions and the first n⁺-type semiconductor layer;~~

Appl. No. 10/666,493

Reply to Final Office Action of February 1, 2006

a plurality of ~~p+-type~~second regions of the ~~second conductivity dopant type~~ laterally spaced from the ~~first n+-type~~ regions, being electrically connected to the ~~third p+-type~~ semiconductor layer having a top element making electrical contact to the ~~second p+-type~~ regions and the ~~second p-type~~ semiconductor layer; and

a plurality of ~~second n+-type~~third regions of the ~~first semiconductor layer conductivity dopant type~~ laterally spaced and interposed between the ~~second p+-type~~ regions,

wherein the ~~third second n+-type~~ regions are alternatingly arranged in an alternating array within the ~~third p+-type~~ semiconductor layer, with "N" number of the ~~third second n+-type~~ regions, whereby "N" corresponds to the number of multiple bipolar transistors in an electrically parallel transistor array, and

wherein one of the ~~second p+-type~~ regions of the ~~second conductivity dopant type~~ is disposed between the alternating array and a top one of the first n+-type regions, and another of the ~~p+-type second~~ regions is disposed between the alternating array and a bottom one of the first n+-type regions.

50. (Currently amended) The ESD protection structure of claim 49, wherein the plurality of the first n+-type regions together with the associated connected first n+-type semiconductor layer are with ~~n dopant~~ and form multiple collector elements of a bipolar transistor in which the bases are formed by the ~~third p+-type semiconductor conductivity~~ layer and associated with the plurality of the ~~p+-type second~~ regions of ~~p dopant~~, and by which multiple emitter elements are formed by the plurality of the ~~third second n+-type~~ regions of ~~n type dopant~~.

51. (Currently amended) The ESD protection structure of claim 49, wherein the first n+-type regions have horizontal contact conductor stripes at the top and bottom of the transistor array

Appl. No. 10/666,493

Reply to Final Office Action of February 1, 2006

which are ultimately connected together and to a first voltage source of the integrated circuit input/output pin.

52. (Currently amended) The ESD protection structure of claim 49, wherein the ~~third~~second n⁺-type regions are electrically connected by a conductor element with N horizontal stripe conductor elements and connected in a contiguous box ~~like~~shaped manner by vertical contact conductor elements at both ends of the horizontal emitter conductor stripes.

53. (Currently amended) The ESD protection structure of claim 49, wherein the plurality of the ~~second~~p⁺-type regions and the ~~third~~second n⁺-type regions are ultimately connected together and to a second voltage source.

54. (Previously presented) The ESD protection structure of claim 53, wherein the second voltage source is ground.

55. (Currently amended) The ESD protection structure of claim 49, wherein the ~~third~~second n⁺-type regions are electrically connected by a conductor element with N horizontal stripe conductor elements, and at least two of the horizontal stripe conductor elements are connected by at least one first vertical contact conductor element at one end of the horizontal stripe conductor elements, and at least two of the horizontal stripe conductor elements are connected by at least one second vertical contact conductor element at another end of the horizontal stripe conductor elements so that the horizontal stripe conductor elements are electrically connected to each other.